Regviz

Espressif Systems /ESP32 /SPI0 /CACHE_FCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CACHE_FCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/SPI0/CACHE_FCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CACHE_REQ_EN)CACHE_REQ_EN 0 (CACHE_USR_CMD_4BYTE)CACHE_USR_CMD_4BYTE 0 (CACHE_FLASH_USR_CMD)CACHE_FLASH_USR_CMD 0 (CACHE_FLASH_PES_EN)CACHE_FLASH_PES_EN

Fields

CACHE_REQ_EN

For SPI0 Cache access enable 1: enable 0:disable.
CACHE_USR_CMD_4BYTE

For SPI0 cache read flash with 4 bytes command 1: enable 0:disable.
CACHE_FLASH_USR_CMD

For SPI0 cache read flash for user define command 1: enable 0:disable.
CACHE_FLASH_PES_EN

For SPI0 spi1 send suspend command before cache read flash 1: enable 0:disable.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data